NXP Semiconductors /QN908XC /USART0 /STAT

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as STAT

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RXIDLE)RXIDLE 0 (TXIDLE)TXIDLE 0 (CTS)CTS 0 (DELTACTS)DELTACTS 0 (TXDISSTAT)TXDISSTAT 0 (RXBRK)RXBRK 0 (DELTARXBRK)DELTARXBRK 0 (START)START 0 (FRAMERRINT)FRAMERRINT 0 (PARITYERRINT)PARITYERRINT 0 (RXNOISEINT)RXNOISEINT 0 (ABERR)ABERR

Description

USART Status register. The complete status value can be read here. Writing ones clears some bits in the register. Some bits can be cleared by writing a 1 to them.

Fields

RXIDLE

Receiver Idle. When 0, indicates that the receiver is currently in the process of receiving data. When 1, indicates that the receiver is not currently in the process of receiving data.

TXIDLE

Transmitter Idle. When 0, indicates that the transmitter is currently in the process of sending data.When 1, indicate that the transmitter is not currently in the process of sending data.

CTS

This bit reflects the current state of the CTS signal, regardless of the setting of the CTSEN bit in the CFG register. This will be the value of the CTS input pin unless loopback mode is enabled.

DELTACTS

This bit is set when a change in the state is detected for the CTS flag above. This bit is cleared by software.

TXDISSTAT

Transmitter Disabled Status flag. When 1, this bit indicates that the USART transmitter is fully idle after being disabled via the TXDIS bit in the CFG register (TXDIS = 1).

RXBRK

Received Break. This bit reflects the current state of the receiver break detection logic. It is set when the Un_RXD pin remains low for 16 bit times. Note that FRAMERRINT will also be set when this condition occurs because the stop bit(s) for the character would be missing. RXBRK is cleared when the Un_RXD pin goes high.

DELTARXBRK

This bit is set when a change in the state of receiver break detection occurs. Cleared by software.

START

This bit is set when a start is detected on the receiver input. Its purpose is primarily to allow wake-up from Deep-sleep or Power-down mode immediately when a start is detected. Cleared by software.

FRAMERRINT

Framing Error interrupt flag. This flag is set when a character is received with a missing stop bit at the expected location. This could be an indication of a baud rate or configuration mismatch with the transmitting source.

PARITYERRINT

Parity Error interrupt flag. This flag is set when a parity error is detected in a received character.

RXNOISEINT

Received Noise interrupt flag. Three samples of received data are taken in order to determine the value of each received data bit, except in synchronous mode. This acts as a noise filter if one sample disagrees. This flag is set when a received data bit contains one disagreeing sample. This could indicate line noise, a baud rate or character format mismatch, or loss of synchronization during data reception.

ABERR

Auto baud Error. An auto baud error can occur if the BRG counts to its limit before the end of the start bit that is being measured, essentially an auto baud time-out.

Links

()